The continuous scaling of transistors posts serious challenges in power management in CMOS technology. Two-dimensional (2D) materials, especially semiconducting transition-metal dichalcogenides (TMDs), are considered promising candidates for next generation electronic and optoelectronic applications because of their wide band gap and ultrathin body. [1][2][3][4] [5] [6] Among the various TMDs, MoS 2 has attracted the most attention. MoS 2 -based field-effect transistors with high on/off ratio over 10 8 (Ref. 7), cut-off frequency up to 42GHz, [8] and photodetectors with high sensitivity [9] have been successfully demonstrated. However, one of the factors potentially limiting the use of MoS 2 for low-power applications is its relatively low phonon-limited mobility ~200-400cm 2 /Vs at room temperature. [10, 11] WS 2 is another typical semiconducting TMD, with a band gap in the range of 1.3-2.05eV, depending on the number of layers. [12, 13] As a result of its low effective mass, the predicted room-temperature phonon-limited electron mobility in monolayer WS 2 is over 1000cm 2 /Vs, which is the highest among semiconducting TMDs. [14] However, the reported experimental electron mobility values to date (up to ~50cm 2 /Vs at room temperature) are much lower than theoretical predictions. [15] [16] [17] [18] Furthermore, the devices exhibit insulating transport behavior at low carrier density. It appears that the charge transport in monolayer WS 2 is still dominated by extrinsic factors such as Coulomb impurities (CI), charge traps and defects, similar to the case for MoS 2 . Therefore, an issue central to the realization of WS 2 -based device applications is the reduction of these impurities in order to reach intrinsic charge transport. This in turn requires the development of a theoretical framework that links the experimentally observed transport behavior to these external microscopic quantities.
In this work, we report the enhancement of the electron mobility in monolayer WS 2 field-effect transistors (FETs) through systematic interface engineering. We compare the mobility in WS 2 devices in different configurations of interface modification and find that the density of charge traps can be significantly reduced (by ~49%) by an ultrathin Al 2 O 3 dielectric layer between WS 2 and SiO 2 . The enhancement in electron mobility is even more dramatic when combined with thiol functionalization that further decreases the density of CI. Monolayer WS 2 transistors undergone these treatments exhibit a record-high mobility of 83 cm 2 /Vs (337 cm 2 /Vs) at room temperature (low temperature), a 2.3 (225) times improvement over the devices on bare SiO 2 . An empirical model incorporating CI and charge traps is developed to quantitatively fit our experimental data and extract the key microscopic quantities. We find that our model cannot capture the temperature dependence of the mobility at high temperatures, suggesting that other scattering processes such as surface optical (SO) phonon in Al 2 O 3 may play an important role.
Our monolayer WS 2 samples were exfoliated from bulk flakes (2D materials CO.). We identified the monolayer samples using atomic force microscopy (AFM, Figure 1b ), micro-Raman spectroscopy [19] (Figure 1c ) and photoluminescence [12, 19, 20] ( Figure 1d ). Backgated FETs were fabricated using standard electron beam lithography with Ti/Pd (20nm/20nm) electrodes. To eliminate the effects of contacts on the mobility measurements, we used exclusively in this work the four-probe structure as shown in Figure 1a . The electrical measurements were carried out in a variable-temperature vacuum probe station after in-situ vacuum annealing at 350K to remove adsorbates and improve contacts. [7] First, we investigated the effect of the substrate on the electrical transport properties of WS 2 . To this end, we compared devices on bare 300nm SiO 2 substrate and on 10nm Al 2 O 3 / 300nm SiO 2 substrate (insets of Figure 2a and 2b). The 10nm Al 2 O 3 was grown by atomic layer deposition (ALD), with dielectric constant ε=10 from standard capacitance measurements (see Supporting Information for details).
The reason for using the hybrid Al 2 O 3 /SiO 2 substrate instead of Al 2 O 3 directly on Si is twofold: 1. The gate capacitance of the hybrid substrate is only ~1% smaller than the bare SiO 2 substrate, thus facilitating comparison at the same carrier density. This is especially important for analyzing the CI-limited mobility because CI scattering is highly sensitive to free carrier screening and varies with the carrier density. [21] [22] [23] [24] 2.
The ultrathin layer of Al 2 O 3 does not introduce extra substrate roughness that could undermine the device performances. [25] Figure S1 show typical AFM images of the ΔV, L and W are respectively the voltage difference, distance, and sample width between the voltage probes. At room temperature, the conductivity of A1 exhibits a 200% improvement compared to S1 under the same carrier density n = C g V g = 7.0 × 10 12 cm -2 (the gate capacitance C g =11.5nFcm -2 for SiO 2 substrate and 11.4 nFcm -2 for Al 2 O 3 /SiO 2 substrate). The field-effect mobility = , on the other hand, shows nearly 100% improvement, reaching 49cm 2 /Vs for A1 even without prolonged vacuum annealing. [18] To further investigate the performance improvement on high-κ substrate, we performed variable-temperature electrical measurements. Remarkably, the samples show very different low-temperature behaviors. For S1, σ monotonically decreases during cooling down across the entire range of carrier density studied here, indicating an insulating transport behavior (Figure 2a, 2d ). For A1, the transfer curves exhibit a crossover near V g ≈75V (corresponding to n≈5.3×10 12 cm -2 ), a signature of metal-insulator transition (MIT). Unambiguously metallic and insulating transport are observed for n>6.5×10 12 cm -2 and n<5.3×10 12 cm -2 respectively (Figure 2b, 2e ). The temperature dependence of μ also diverges for the two cases ( Figure 2c ). The mobility of S1 under n=7.0×10 12 cm -2 monotonically increases as a function of temperature with a highest value of 25cm 2 V -1 s -1 at 300K. On the other hand, the mobility monotonically decreases with temperature for A1. At T=300K (25K), μ=49 cm 2 V -1 s -1 (140 cm 2 V -1 s -1 ), which is 2 (90) times that of S1 under the same temperature.
The transport behavior described above closely resembles that of MoS 2 undergone thiol chemical functionalization. [26] Therefore, we adopt the same theoretical model (with slight modifications as discussed below) to analyze the data for WS 2 . The model involves two important elements: charge traps and CI. The former is responsible for the MIT in MoS 2 . The density of traps has been shown to be roughly equal to the threshold carrier density of the MIT. The latter is the main limiting factor for mobility at high temperatures, giving rise to the typical power law relationship in the μ-T curve. Compared to the model for MoS 2 , here we do not include the scattering from phonons and short-range defects. The former is motivated by the fact that theoretical phonon-limited mobility is much higher than current experimental values over the entire temperature range, [14] while the latter is motivated by the absence of experimental evidence of short-range defects in WS 2 . The details of the calculation and fitting are described in Supporting Information.
With this model, we are able to fit the experimental data ( Figure 3c ) and extract the density of traps (n tr ) and CI (n CI ) ( Table S1 ). The agreement between experiment and theory is excellent considering the simplicity of our model (only two parameters).
At low temperatures, the calculated mobility is lower than the experimental data for SiO 2 substrate, presumably due to the omission of hopping transport in our model. [26, 27] We find that n CI is very similar for device S1 and A1, and the major difference comes from n tr (Table S1 ). Theoretically, the use of high-κ Al 2 O 3 can lead to an increase in carrier mobility due to dielectric screening effects ( Figure 2f ). [21, 22] However, the temperature dependence of mobility remains largely unchanged except for the slope at high temperatures. Therefore, the drastic difference between S1 and A1 is mainly due to charge traps, which introduces an exponential term with temperature due to the thermal excitation of carriers to the conduction band. [26] When the carrier density in WS 2 is much smaller than n tr (as in the case for S1), the charge traps play a dominant role resulting in the insulating behavior. When the carrier density in WS 2 is comparable or larger than n tr (as in the case for A1), the charge traps play minor roles resulting in the metallic behavior. We note that the extracted n tr for device A1 is consistent with the threshold carrier density for MIT, reassuring the validity of our model.
Recently, we found that chemical functionalization of SiO 2 using (3-mercaptopropyl) trimethoxysilane (MPS) self-assembled monolayer (SAM) can effectively reduce CI and improve the device performance for MoS 2 . [26] Here we use the same functionalization scheme to further improve the mobility of WS 2 devices on Al 2 O 3 . We characterized the SAM on Al 2 O 3 by surface roughness and X-ray photoelectron spectroscopy (XPS, Figure S2 ). The S 2p peak was clearly observed in the XPS spectrum of the MPS-treated substrate. The average mean-square roughness calculated by AFM images was less than 0.2nm, verifying the high quality and
uniformity of the SAM. The detailed process of MPS treatment and characterizations are described in Supporting Information. Figure 3 shows the effect of MPS treatment on WS 2 device performances. Under the same carrier density of n≈1.05×10 13 cm -2 (corresponding to V g =150V), the MPS-treated device (A2, Figure 3b ) shows σ=85μS (230μS) at room temperature (low temperature), which is 40% (60%) higher than the as-exfoliated sample on Al 2 O 3 (A1, Figure 3a ). The threshold for the MIT also is slightly lower, indicating the reduction in n tr and disorder. Figure 3c shows the mobility as a function of temperature for the two devices at n=1.05×10 13 cm -2 . The same scaling behavior is observed with the MPS-treated device A2 showing higher mobility over the entire temperature range.
This similarity in temperature scaling suggests that the major difference between samples is unlikely to be charge traps, as confirmed by our fitting results (Table S1 ).
For device A2, μ=83cm 2 /Vs (337cm 2 /Vs) at room temperature (low temperature), which is, to our best knowledge, the highest experimental value to date. The room temperature (low temperature) mobility is ~2.3 (225) times higher than the device on SiO 2 reported here, and 70% (134%) higher than the best values reported by other groups. [17, 18] The lines in Figure 3c represent the best fitting results. The main reason for the mobility increase is the ~40% reduction in n CI in device A2 (Table S1 ). The modeling results agree very well with experiments at low temperature but starts to diverge above 100K, indicating additional scattering sources that are not included in our model. Since the intrinsic phonon-limited mobility is over an order of magnitude higher than the experimental values, we can rule out intrinsic phonons here.
Short-range defect is also unlikely since it would introduce a temperature-independent term and cannot explain the discrepancy only at high temperatures. We tentatively assign the most likely source of scattering at high temperature to SO phonons from the dielectric layer. The SO phonons, which are shown to be important for graphene and MoS 2 on polar high-k dielectrics, [21, 24, 28] couple with electrons through the random electric fields created by the dipoles of the oscillating metal-oxide bonds. It is expected that the effect of SO phonons is much stronger on Al 2 O 3 than SiO 2 . [29, 30] Quantitative modelling of electron scattering by SO phonons will be the subject of future research. We stress that all of the experimental observations are reproducible among different devices. In Figure S4 , we show the data for another two devices, in which the key transport properties, including the MIT and scaling of mobility, are reproduced qualitatively and consistently.
Finally, we can quantitatively explain the transport phase diagram in the WS 2 devices using our theoretical model. Figure 4 shows the conductivity as a function of temperature and carrier density for device A1 (as-exfoliated) and A2 (MPS-treated) on Al 2 O 3 . The critical points for the MIT are marked by red symbols (also see the solid symbols in Figure 2e ). Using the parameters in Table S1 , the calculated critical Figure S1 . Simulation of the spatial distribution of screened Coulomb potential for a point charge in MoS 2 on SiO 2 (a) and HfO 2 (b). We observe a significant reduction in the effective size of the charge by Al 2 O 3 , due to dielectric screening effects. The effective size of a CI is less than 2nm, which means that 10nm Al 2 O 3 is thick enough to effectively screen the impurities.
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S1. Dielectric Screening effect of CI
S2. Growth and characterizations of Al 2 O 3
We grew ~10nm thick Al 2 O 3 on SiO 2 /Si substrate by Atomic Layer Deposition (ALD). Before ALD, the substrate was cleaned completely by acetone and isopropanol. We adopted trimethylaluminum (TMA, Micro-nano Tech. Co. Ltd., China) and H 2 O as precursors to grow Al 2 O 3 with deposition temperature maintained at 150 °C.
We calculated the average mean-square roughness (R q ) of ALD oxide by AFM images. The average R q of Al 2 O 3 is ~0.2nm (Fig. S2a ), similar to SiO 2 (Fig. S2b) . 
S3. Device fabrication and electrical measurements
We adopted standard electron beam lithography to pattern the electrodes of WS 2 devices, followed by electron beam evaporation of Ti/Pd (20nm/20nm) and lift-off. In the ebeam lithography step, we use double layer resist stack (MMA/PMMA), to reduce the exposure dose and form the undercut geometry. We find that such stack does not leave any residue after development, which is better than PMMA alone.
Devices were annealed in vacuum at 350℃ for over 30 minutes to improve contacts.
Electrical measurements were carried out by a Keithley 4200 semiconductor parameter analyzer in a close-cycle cryogenic probe station with base pressure ~10 -5
Torr. Figure S3 . The output characteristics of device S1 (a), A1(b) and A2 (c) at room temperature. From bottom to top, Vg=0V(black), 20V(red), 40V(green), 60V(blue) and 80V(cyan).
In Figure S4 below, we show the typical transfer curve characteristics in log scale for different devices in main text. The room-temperature subthreshold swing (SS) for S1, A1 and A2 are 13.5V/dec, 10.5V/dec and 10V/dec respectively. The interface trap density (D it ) is related to SS as
SS = ln10
(1 + ) = 10 (1 + )
where C it is the interface trap capacitance, C ox is oxide capacitance, k is the Bolzmann constant, and T is the temperature. We can therefore derive D it =1.63×10 13 cm -2 eV -1 (S1), 1.26×10 13 cm -2 eV -1 (A1), and 1.20×10 13 cm -2 eV -1 (A2). The derived D it of S1 is very close to that of MoS 2 devices on SiO 2 (). The D it of A1 and A2 are significantly smaller than S1, which is consistent with our theoretical modeling. Figure S4 . Room-temperature transfer characteristics in log scale of (a) device S1 (b) device A1, and (c) device A2. Figure S6 . V th as a function of T. From left to right, figure is for device A1 (a), device A2 (b), and device S1 (c).
S5. Theoretical modeling
We model the charge carriers in the WS 2 as a two-dimensional electron gas with parabolic dispersion and an effective mass of 0.26 m 0 (Ref. 1) , and assume that the dominant physical mechanism limiting the electron mobility is elastic scattering with charged impurities at the semiconductor-dielectric interface. The CI-limited electron mobility μ CI is given by the expression [ is the temperature-and carrier density-dependent static polarizability, and represents the polarization charge screening of the CI. The exact form of is given in. [2, 3] At high carrier densities, the range of the screened potential is considerably reduced by the polarization charge screening. Thus, the
CI-limited mobility depends on the carrier density and our fitting of the simulated mobility to the one from experiments has to be adjusted for carrier density.
The effect of charge traps is incorporated into the model similar to Ref. 4 . We assume the charge traps are uniformly distributed within ΔE tr below the conduction band edge, with a total density of n tr . The Fermi energy E F (n, T) is determined by where 2.2x10 14 eV -1 cm -2 is the density of states in the conduction band. [2] The density of conducting electrons in the extended states is
The conductivity is calculated by and the effective mobility is given by
S6. Details of MPS treatment
We Table S1 . Fitting parameters of device S1, A1 and A2
